




F1G. 3










FIG.7A







FIG.7B









■ EXT PAD1:FORMED IN LAYER ON NORMAL BUS
■ EXT PAD2:FORMED IN LAYER OF LARGE—SIZE BUS


O CONTACT OF LARGE-SIZE BUS AND CIRCUIT



■ EXT PAD1:FORMED IN LAYER ON NORMAL BUS

■ EXT PAD2:FORMED IN LAYER OF LARGE-SIZE BUS OCUTACT OF LARGE-SIZE BUS AND CIRCUIT






EXT PAD1:FORMED IN LAYER ON NORMAL BUS

EXT PAD2:FORMED IN LAYER OF LARGE-SIZE BUS

CONTACT OF LARGE-SIZE BUS AND CIRCUIT


FIG.12



OVERLAID 20A ₹ 10A _31 +32 31 26 25 32 8888 8888 FUNCTION BLOCK3 24 23 <u>2</u>9 28 MEMORY MEMORY BLOCK3 -25 BLOCK4 273 213 25 BLOC 30A 23 FIG.13 27_{2} 56 26 8888 8888 43~月91 **BLOCK2** 28 29 2324 23 222 (DOWNSIDE CONDITION) 211 MEMORY BLOCK1 MEMORY BLOCK2 271 29 28 88 FUNCTION BLOCK1 8888~32 8888 26 31 25 32 31

26

F1G. 14



F1G. 15







FIG. 16







] (

FIG.18










FIG.22





FIG.23



F1G. 24









FIG.25














F1G. 30







F16.33






FIG. 34A








FIG.37





FIG.38



F16.39




FIG.40




FIG.41




FIG.42




FIG.43




FIG.44A

FIG.44B

